![Sensors | Free Full-Text | A New FPGA Architecture of FAST and BRIEF Algorithm for On-Board Corner Detection and Matching Sensors | Free Full-Text | A New FPGA Architecture of FAST and BRIEF Algorithm for On-Board Corner Detection and Matching](https://www.mdpi.com/sensors/sensors-18-01014/article_deploy/html/images/sensors-18-01014-g001.png)
Sensors | Free Full-Text | A New FPGA Architecture of FAST and BRIEF Algorithm for On-Board Corner Detection and Matching
![Results of the Susan corner detector: on the left an image taken with... | Download Scientific Diagram Results of the Susan corner detector: on the left an image taken with... | Download Scientific Diagram](https://www.researchgate.net/profile/Dorota-Zawieska/publication/268351469/figure/fig1/AS:295379506614273@1447435370657/Results-of-the-Susan-corner-detector-on-the-left-an-image-taken-with-the-Hasselblad_Q640.jpg)
Results of the Susan corner detector: on the left an image taken with... | Download Scientific Diagram
![Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion](https://pub.mdpi-res.com/applsci/applsci-10-00443/article_deploy/html/images/applsci-10-00443-g005.png?1581060064)
Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion
![PDF) Improvement of Corner Detection Algorithms (Harris, FAST and SUSAN) Based on Reduction of Features Space and Complexity Time PDF) Improvement of Corner Detection Algorithms (Harris, FAST and SUSAN) Based on Reduction of Features Space and Complexity Time](https://www.researchgate.net/profile/Ekhlas-Falih/publication/326836162/figure/fig2/AS:680648721305600@1539290709388/Image-display-the-point-of-interest-under-a-test-and-the-circle-of-16-pixels_Q320.jpg)
PDF) Improvement of Corner Detection Algorithms (Harris, FAST and SUSAN) Based on Reduction of Features Space and Complexity Time
![Figure 3 from Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation | Semantic Scholar Figure 3 from Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/5f787461d38986fe07f51c49b8a16059b8091e09/4-Figure3-1.png)
Figure 3 from Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation | Semantic Scholar
![Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion](https://www.mdpi.com/applsci/applsci-10-00443/article_deploy/html/images/applsci-10-00443-g004.png)
Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion
![Figure 1 from Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation | Semantic Scholar Figure 1 from Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/5f787461d38986fe07f51c49b8a16059b8091e09/2-Figure1-1.png)
Figure 1 from Optimizing the SUSAN corner detection algorithm for a high speed FPGA implementation | Semantic Scholar
![Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion Applied Sciences | Free Full-Text | Robust and Efficient Corner Detector Using Non-Corners Exclusion](https://www.mdpi.com/applsci/applsci-10-00443/article_deploy/html/images/applsci-10-00443-g001.png)